Abstract: 3D layout design for on-chip ESD protection structure plays a key role in practical ESD protection performance for ICs, which cannot be accurately simulated by 2D TCAD simulation. This paper ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results